

In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

1 to 12. (Cancelled).

13. (Previously Presented) An audio reproduction system, comprising:

means for acquiring a stream of data which contains encoded audio data;

a data device for processing the stream of data connected to the means for acquiring, the data device operable to form at least one channel of PCM data on an at least one device output terminal;

a digital to analog converter connected to the output terminal operable to convert the channel of PCM data to an analog audio signal on a D/A output terminal;

a speaker subsystem connected to the D/A output terminal; and wherein the data device further comprises:

an instruction register operable to hold an instruction during processing by the data processing device;

a central processing unit (CPU) operationally connected to the instruction register and operable to process a data word in response to the instruction;

an index register operationally connected to the instruction register and operable to provide a first address in response to the instruction; and

address circuitry operable to form a memory address of the data word by selecting a first portion of the first address from the index register and combining the first portion of the first address with a first portion of an immediate field selected from the instruction, such that the first portion of the immediate field is a most significant address portion with the first portion

27 of the first address as a least significant address portion,  
28 wherein the first portion of the immediate field has a first width  
29 and the first portion of the first address has a second width.

1 14. (Original) The audio reproduction system of Claim 13,  
2 wherein the means for acquiring comprises a satellite broadcast  
3 receiver.

1 15. (Original) The audio reproduction system of Claim 13,  
2 wherein the means for acquiring comprises a digital disk player.

1 16. (Original) The audio reproduction system of Claim 13,  
2 wherein the means for acquiring comprises a cable TV receiver.

1 17. (Previously Presented) The system of Claim 13, wherein  
2 the address circuitry is operable to form the memory address by  
3 concatenating the first portion of the immediate field as a most  
4 significant address portion with the first portion of the first  
5 address as a least significant address portion.

1 18. (Previously Presented) The system of Claim 13, the data  
2 device further comprising decoding circuitry connected to the  
3 address circuitry and operable to select a first value for the  
4 first width from a first range of values responsive to the  
5 instruction.

1 19. (Previously Presented) The system of Claim 18, wherein  
2 the decoder circuitry is further operable to select a second value  
3 for the second width from a second range of values responsive to  
4 the instruction.

1        20. (Previously Presented) The system of Claim 19, wherein  
2 the decoder circuitry is further operable to parse the immediate  
3 field to determine a bit position for a first toggled bit.

1        21. (Previously Presented) An audio reproduction system,  
2 comprising:

3        means for acquiring a stream of data which contains encoded  
4 audio data;

5        a data device for processing the stream of data connected to  
6 the means for acquiring, the data device operable to form at least  
7 one channel of PCM data on an at least one device output terminal;  
8 and

9        wherein the data device further comprises:

10        an instruction register operable to hold an instruction  
11 during processing by the data processing device;

12        a central processing unit (CPU) operationally connected  
13 to the instruction register and operable to process a data word in  
14 response to the instruction;

15        an index register operationally connected to the  
16 instruction register and operable to provide a first address in  
17 response to the instruction; and

18        address circuitry operable to form a memory address of  
19 the data word by selecting a first portion of the first address  
20 from the index register and combining the first portion of the  
21 first address with a first portion of an immediate field selected  
22 from the instruction, such that the first portion of the immediate  
23 field is a most significant address portion with the first portion  
24 of the first address as a least significant address portion,  
25 wherein the first portion of the immediate field has a first width  
26 and the first portion of the first address has a second width.

1        22. (Previously Presented) The system of Claim 21, wherein  
2 the address circuitry is operable to form the memory address by  
3 concatenating the first portion of the immediate field as a most  
4 significant address portion with the first portion of the first  
5 address as a least significant address portion.

1        23. (Previously Presented) The system of Claim 21, the data  
2 device further comprising decoding circuitry connected to the  
3 address circuitry and operable to select a first value for the  
4 first width from a first range of values responsive to the  
5 instruction.

1        24. (Previously Presented) The system of Claim 23, wherein  
2 the decoder circuitry is further operable to select a second value  
3 for the second width from a second range of values responsive to  
4 the instruction.

1        25. (Previously Presented) The system of Claim 24, wherein  
2 the decoder circuitry is further operable to parse the immediate  
3 field to determine a bit position for a first toggled bit.